

Advanced VLSI Design

Technology Directions:  
SIA Roadmap

Year	1999	2002	2005	2008	2011	2014
Feature size (nm)	180	130	100	70	50	35
Logic trans/cm <sup>2</sup>	6.2M	18M	39M	84M	180M	390M
Cost/trans (mc)	1.735	.580	.255	.110	.049	.022
#pads/chip	1867	2553	3492	4776	6532	8935
Clock (MHz)	1250	2100	3500	6000	10000	16900
Chip size (mm <sup>2</sup> )	340	430	520	620	750	900
Wiring levels	6-7	7	7-8	8-9	9	10
Power supply (V)	1.8	1.5	1.2	0.9	0.6	0.5
High-perf pow. (W)	90	130	160	170	175	183


© A. Milenkovic      3




### Intel: First 30+ Years

#### ■ Intel 4004

- November 15, 1971
- 4-bit ALU, 108 KHz, 2,300 transistors, 10-micron technology



146 mm sq



© A. Milenkovic

4

#### ■ Intel Pentium 4

- August 27, 2001
- 32-bit architecture, 1.4 GHz (now 3.08), 42M transistors (now 55+M), 0.18-micron technology (now 0.09)

---

---

---

---

---

---



### Future Applications

#### ■ Desktop:

- will be spent on media applications
- video encode/decode, polygon & image-based graphics
- audio processing, compression, music, speech recognition/synthesis
- modulation/demodulation at audio and video rates

#### ■ Scientific desktops:

high-performance FPs and graphics

#### ■ Commercial servers:

support for databases and transaction processing, enhancement for reliability, support for scalability

#### ■ Embedded computing:

- special support for graphics or video, power limitations

© A. Milenkovic

5

---

---

---


---

---

---



### Gajski and Kuhn's Y Chart



6

---

---

---

---

---

---



## The Need for IP Cores

- ❖ Benefits of HDL-based design
  - ❖ Portability
  - ❖ Technology independence
  - ❖ Design cycle reduction
  - ❖ Automatic synthesis and Logic optimization


- ❖ ... But, the gap between available chip complexity and design productivity continues to increase



⇒ Use IP cores

© A. Milenkovic

7



## New Generation of Designers ...

- ❖ Emphasis on hierarchical IP core design
- ❖ Design systems, not components!
- ❖ Understand hardware/software co-design
- ❖ Understand and explore design tradeoffs between complexity, performance, and power consumption

⇒ Design a soft processor/micro-controller core



© A. Milenkovic

8





## UAH Library of Soft Cores

- ❖ Microchip's PIC18 micro-controller
- ❖ Microchip's PIC16 micro-controller
- ❖ Intel's 8051
- ❖ ARM Integer CPU core
- ❖ FP10 Floating-point Unit (ARM)
- ❖ Advanced Encryption Standard (AES)
- ❖ Video Processing System on a Chip

© A. Milenkovic

9





## Designing a simple CPU in 60 minutes

- LaCASA step-by-step tutorial
  - ↳ <http://www.ece.uab.edu/~lacasa/tutorials/mu0/mu0tutorial.html>
- Design, verify, implement, and prototype a rudimentary processor MU0
- Modeling using VHDL
- Simulation using ModelSim
- Implement using Xilinx ISE and a SpartanII device

---

---

---


---

---



## MU0 – A Simple Processor

- Instruction format



- Instruction set

Instruction	Opcode	Effect
LDA S	0000	ACC := mem <sub>16</sub> [S]
STO S	0001	mem <sub>16</sub> [S] := ACC
ADD S	0010	ACC := ACC + mem <sub>16</sub> [S]
SUB S	0011	ACC := ACC - mem <sub>16</sub> [S]
JMP S	0100	PC := S
JGE S	0101	if ACC >= 0 PC := S
JNE S	0110	if ACC != 0 PC := S
STP	0111	stop

---

---

---


---

---



## MU0 Datapath Example

- Program Counter – PC
- Accumulator - ACC
- Arithmetic-Logic Unit – ALU
- Instruction Register
- Instruction Decode and Control Logic



---

---

---

---


---

## MU0 Datapath Design

- ↳ Assume that each instruction starts when it has arrived in the IR
  - ↳ Step 1: EX (execute)
    - ↳ LDA S: ACC <- Mem[S]
    - ↳ STO S: Mem[S] <- ACC
    - ↳ ADD S: ACC <- ACC + Mem[S]
    - ↳ SUB S: ACC <- ACC - Mem[S]
    - ↳ JMP S: PC <- S
    - ↳ JGE S: if (ACC >= 0) PC <- S
    - ↳ JNE S: if (ACC != 0) PC <- S
  - ↳ Step 2: IF (fetch the next instruction)
    - ↳ Either PC or the address in the IR is issued to fetch the next instruction
    - ↳ address is incremented in the ALU and value saved into the PC
  - ↳ Initialization
    - ↳ Reset input to start executing instructions from a known address; here it is 000hex
      - provide zero at the ALU output and then load it into the PC register

© A. Milenkovic

16



© A. Milenkovic


17

Advanced VLSI Design																
MU0 control logic						Outputs										
Instruction	Inputs			Op code			Ex/ft ACC15			Bsel Asel	PCee ACCee	ACCoe IRce	ALUfs	MEMrq	Ex/ft RwN	
	Op code	Ex/ft	ACC15	Reset	Reset	ACC	A	s	x							
Reset	xxxx	1	x	x	x	x	0	0	1	1	0	=0	1	1	0	
LDA S	0000	0	0	x	x	x	1	1	1	0	0	=B	1	1	1	
	0000	0	1	x	x	x	0	0	0	1	1	=B+1	1	1	0	
STOS	0001	0	0	x	x	x	1	x	0	0	0	1	x	1	0	1
	0001	0	1	x	x	x	0	0	0	1	1	0	B+1	1	1	0
ADD S	0010	0	0	x	x	x	1	1	1	0	0	0	A+B	1	1	1
	0010	0	1	x	x	x	0	0	0	1	1	0	B+1	1	1	0
SUB S	0011	0	0	x	x	x	1	1	1	0	0	0	A-B	1	1	1
	0011	0	1	x	x	x	0	0	0	1	1	0	B+1	1	1	0
JMP S	0100	0	x	x	x	x	1	0	0	1	1	0	B+1	1	1	0
JGES	0101	0	x	x	0	x	1	0	0	1	1	0	B+1	1	1	0
	0101	0	x	x	1	x	0	0	0	1	1	0	B+1	1	1	0
JNES	0110	0	x	x	0	x	1	0	0	1	1	0	B+1	1	1	0
	0110	0	x	x	1	x	0	0	0	1	1	0	B+1	1	1	0
STOP	0111	0	x	x	x	x	1	x	0	0	0	0	x	0	1	0




## Advanced VLSI Design

### LDA S (0000)




19

### STO S (0001)




20


### ADD S (0010)



21


**SUB S (0011)**

23

**JMP S (0100)**



© A. Milenkovic

23

**JGE S (0101)**

© A. Milenkovic

23

**JNE S (0110)****STP (001)****Reset**